



Chip/Package/Board/System Co-Design

Thomas Brandtner

thomas.brandtner@infineon.com

Infineon Technologies Austria AG

2020-10-05



Outline


- 1 Design methodology for heterogeneous integration
- 2 Parts of a generic chip/package/board/system co-design flow
- 3 The need for a “multi-dimensional” modular design environment
- 4 File based design environment – standardized file formats
- 5 Coherent layout design environment for chip+package+board
- 6 Assembly design kits (ADKs)
- 7 3D model generation (link to 3D EM field simulation)
- 8 Inter-company data exchange
- 9 Conclusion & outlook

Outline


- 1 Design methodology for heterogeneous integration
- 2 Parts of a generic chip/package/board/system co-design flow
- 3 The need for a “multi-dimensional” modular design environment
- 4 File based design environment – standardized file formats
- 5 Coherent layout design environment for chip+package+board
- 6 Assembly design kits (ADKs)
- 7 3D model generation (link to 3D EM field simulation)
- 8 Inter-company data exchange
- 9 Conclusion & outlook

A Heterogeneous World

> Products with integrated circuits are getting more and more heterogeneous ...




Source: Semiconductor-Engineering, Cadence



- > Engineers need to be supported by software → „Design Automation“
 - Mechanical Computer-Aided-Design (CAD) → full-blown 3D design
 - Electrical CAD („Electronic Design Automation“) → usually 2,5D design


What is Design Methodology?



Outline

- 1 Design methodology for heterogeneous integration
- 2 **Parts of a generic chip/package/board/system co-design flow**
- 3 The need for a “multi-dimensional” modular design environment
- 4 File based design environment – standardized file formats
- 5 Coherent layout design environment for chip+package+board
- 6 Assembly design kits (ADKs)
- 7 3D model generation (link to 3D EM field simulation)
- 8 Inter-company data exchange
- 9 Conclusion & outlook

Chip/Package/Board Co-Design Flow



Outline


- 1 Design methodology for heterogeneous integration
- 2 Parts of a generic chip/package/board/system co-design flow
- 3 The need for a “multi-dimensional” modular design environment**
- 4 File based design environment – standardized file formats
- 5 Coherent layout design environment for chip+package+board
- 6 Assembly design kits (ADKs)
- 7 3D model generation (link to 3D EM field simulation)
- 8 Inter-company data exchange
- 9 Conclusion & outlook

Modularization


- > Design of Heterogeneous Integration Products requires ...
... a Modular Design Environment
- > Modularization in Assembly Technology



- > Modularization in Design Tools
- > Modularization in Configuration (Assembly Design Kits – ADKs)
- > Modularization in Data Exchange (standardized file formats)
- > Modularization in Design Environments
 - Windows vs Linux
 - Inter-company data exchange
- > Modularization in Work Flows




FO-WLP



Leadframe



Laminates




Outline

- 1 Design methodology for heterogeneous integration
- 2 Parts of a generic chip/package/board/system co-design flow
- 3 The need for a “multi-dimensional” modular design environment
- 4 File based design environment – standardized file formats**
- 5 Coherent layout design environment for chip+package+board
- 6 Assembly design kits (ADKs)
- 7 3D model generation (link to 3D EM field simulation)
- 8 Inter-company data exchange
- 9 Conclusion & outlook



File Based Co-Design

(Modularization in Design Environments, Tools & Data Exchange)


System Development Chip Development Package Development Board Development




Ballout & System Spec




Chip Layout





Laminate



FO-WLP







Leadframe



PCB




Export
Compare
Import




Design Project and Configuration (Modularization in Configuration)

- > Project configuration
 - Process Design Kit (PDK)
 - One or more Assembly Design Kits (ADK)
- > Traceability by
 - Read-only project configuration
 - Design flow version
 - PDK + ADK versions



File Formats (1): Die Footprint

(Modularization in Tools & Data Exchange)



Die Footprint Extraction

- › Several (quasi) standards exist:
 - Cadence XML-Die-Abstract (XDA)
 - LSI-Package-Board (LPB) - IEEE-2401
 - Artwork AIF
 - Easily readable and extendable
 - Supported by some 3rd party tools as well (at least the “core data”)

```
[DIE]
NAME=example die
WIDTH=1900.00
HEIGHT=2600.00

[PADS]
die_pad1=RECT 70.00 70.00

[NETLIST]
VSS:G 1 die_pad1 -600.00 -1200.00
CLK:I 2 die_pad1 -472.00 -1200.00
A<0>:B 3 die_pad1 -300.00 -1200.00

[IFX_DATA]
CREATION_DATE=Feb 28 19:12:07 2009
USER=unixuser
DIE_TYPE=IC
...

[IFX_LAYER]
DESCRIPTION=top metal layer
RECT -600,-600 500,500
...
```

Basic data about die

Shape of die pads


Position of die pads

Additional meta data

Additional design layer

> Package Connectivity


- As Schematic



- As XML

```
<net id="VSS">  
  <connects>  
    <connect cellInstanceRef="BGA" portRef="A2"/>  
    <connect cellInstanceRef="DIE" portRef="3"/>  
  </connects>  
</net>
```

> Hierarchical System Connectivity



- > Independent design files
- > Can be handled independently by different design teams even in different companies!



Outline

- 1 Design methodology for heterogeneous integration
- 2 Parts of a generic chip/package/board/system co-design flow
- 3 The need for a “multi-dimensional” modular design environment
- 4 File based design environment – standardized file formats
- 5 Coherent layout design environment for chip+package+board**
- 6 Assembly design kits (ADKs)
- 7 3D model generation (link to 3D EM field simulation)
- 8 Inter-company data exchange
- 9 Conclusion & outlook

Coherent Layout Design Environment (1)

(Modularization in Technology)


- › Traditionally chip, package, and board layout is done in separate software tools
- › Chip + FO-WLP + Board layout design in one EDA tool:



- › OpenAccess Technology Database (Cadence Virtuoso)
- › Feature: “Incremental Tech-DB”
- › Originally used to define different chip technology options
- › We exploit that feature for “multi-technology” layout design


Coherent Layout Design Environment (2)

(Modularization in Technology)




ITL PCell ... "Inter-TechLib Programmable Cell"

› Laminate Package Design





- › Bondwires
- › Cu-Pillars
- › BGA Editor
- › Padstack Editor



Support for curvilinear layout shapes

› Leadframe Package Design



- › Clips
- › Soldered Flip-Chip
- › Double-Stitch Bondwires
- › Bond ribbons
- › ...


Outline

- 1 Design methodology for heterogeneous integration
- 2 Parts of a generic chip/package/board/system co-design flow
- 3 The need for a “multi-dimensional” modular design environment
- 4 File based design environment – standardized file formats
- 5 Coherent layout design environment for chip+package+board
- 6 Assembly design kits (ADKs)**
- 7 3D model generation (link to 3D EM field simulation)
- 8 Inter-company data exchange
- 9 Conclusion & outlook

Assembly Design Kits


(Modularization in Work Flow, Tools & Configuration)

Lead/Pilot Project



Config Files about

- > Layer Data
- > Layer Mapping Data
- > Materials
- > Bondwire & Options
- > ...




Outline

- 1 Design methodology for heterogeneous integration
- 2 Parts of a generic chip/package/board/system co-design flow
- 3 The need for a “multi-dimensional” modular design environment
- 4 File based design environment – standardized file formats
- 5 Coherent layout design environment for chip+package+board
- 6 Assembly design kits (ADKs)
- 7 3D model generation (link to 3D EM field simulation)**
- 8 Inter-company data exchange
- 9 Conclusion & outlook

Modular 3D-Model-Generation


(Modularization in Technology & Tools)



Outline

- 1 Design methodology for heterogeneous integration
- 2 Parts of a generic chip/package/board/system co-design flow
- 3 The need for a “multi-dimensional” modular design environment
- 4 File based design environment – standardized file formats
- 5 Coherent layout design environment for chip+package+board
- 6 Assembly design kits (ADKs)
- 7 3D model generation (link to 3D EM field simulation)
- 8 Inter-company data exchange**
- 9 Conclusion & outlook

Inter-Company Data Exchange (Modularization in Design Environment)





Outline

- 1 Design methodology for heterogeneous integration
- 2 Parts of a generic chip/package/board/system co-design flow
- 3 The need for a “multi-dimensional” modular design environment
- 4 File based design environment – standardized file formats
- 5 Coherent layout design environment for chip+package+board
- 6 Assembly design kits (ADKs)
- 7 3D model generation (link to 3D EM field simulation)
- 8 Inter-company data exchange
- 9 **Conclusion & outlook**

Conclusion and Outlook

- › At Infineon most of new package designs are already done with this common chip/package/board co-design flow – used by > 50 engineers
 - Design flow for heterogeneous integration also highly beneficial for “standard” systems
- › Versatile heterogeneous layout environment – linked with versatile ADK concept
 - ADKs for different lead frame package families (QFP, SO, TO, ...)
 - ADK for LGA & BGA
 - ADK for FO-WLP
- › Next steps:
 - Introduce even more modular approach for ADKs (“ADK-lets”)
 - Introduce tighter link between 2,5D E-CAD and 3D M-CAD



Acknowledgement

This work is planned to be funded by the Austrian
BMK (Bundesministerium für Klimaschutz, Umwelt,
Energie, Mobilität, Innovation und Technologie)

and BMDW (Bundesministerium für
Digitalisierung und Wirtschaftsstandort)

in the frame of the

Important Project of Common European Interest
(IPCEI).

≡ Bundesministerium
Klimaschutz, Umwelt,
Energie, Mobilität,
Innovation und Technologie

≡ Bundesministerium
Digitalisierung und
Wirtschaftsstandort



The IPCEI is also funded by Public Authorities from France, Germany, Italy, and U.K.



Part of your life. Part of tomorrow.