



## ESSCIRC/ESSDERC 2020 Presentation Power electronics trends 2025

Herbert Pairitsch IFAT PSS RDF Infineon Technologies Austria AG herbert.pairitsch@infineon.com

September 14-18, 2020











- □ Efficiency as a key driver for Power Electronics
- □ "Little box challenge"
- Pareto Front analysis in Power electronics
- □ Trends for efficiency and power density
- Conclusion










### **Efficiency as a key driver for Power Electronics**

- □ "Little box challenge"
- Pareto Front analysis in Power electronics
- □ Trends for efficiency and power density
- Conclusion













## Power Semiconductor drivers






















## **Power Switches**














# **Material Properties**







### **Device concepts**



same R<sub>on</sub>\*A (2mΩcm<sup>2</sup>) as SiC Only the lateral device opens new degrees of freedom for

Even though GaN is a lateral

device it achieves roughly

<sup>a</sup> Mobility in the lateral 2DEG electron gas, bulk mobility is lower <sup>b</sup> Based on recer

<sup>b</sup> Based on recent in house measurements (publ. ISPSD 2014)

integration








# **Classic Energy Distribution**












## Sustainable Energy Flow





#### Losses: 24 W based on best in class Silicon

~12 W with GaN Technologies

Source: Infineon estimate









- □ Efficiency as a key driver for Power Electronics
- □ "Little box challenge"
- Pareto Front analysis in Power electronics
- □ Trends for efficiency and power density
- Conclusion









# Little Box Challenge





Push the Forefront of New Technologies in R&D of High Power Density Inverters







# Little Box Challenge





- Highest Power Density (> 50W/in<sup>3</sup>)
  Highest Level of Innovation



#### ■ Timeline

- Challenge Announced in Summer 2014
  2000+ Teams Registered Worldwide
  100+ Teams Submitted a Technical Description until July 22, 2015
- 18 Finalists (3 No-Shows)

Source: J.W. Kolar, CIPS 2016







## 3 Survivals after 100h Test





#### The competitors

		Finalist name	Size in <sup>3</sup>	PD W∕in³
	1	OKE-Services	5	400
	2	Cambridge Active Magnetics	6,9	300
	3	AMR	6,9	289
	4	UIUC Pilawa Group	9,75	205
	5	Fraunhofer IISB	10,2	200
	6	AHED	13,3	150
>	7	Red Electrical Devils	13,77	145
> >	8	Tommasi - Bailly	13,9	144
	9	Rompower	13,93	143,5
	10	!verter	14,8	135
	11	Energylayer	16	124,5
	12	Venderbosch	18	111
	13	The University of Tennessee	19,6	102
	14	Schneider Electric Team	20	100
	15	Future Energy Electronics	40	50
	16	Helios	OUT	OUT
	17	LBC1	OUT	OUT
	18	Adiabatic Logic	OUT	OUT
111111			A.	
		www.cet-power.com		<b>—</b>








## Winner application







#### 

#### www.cet-power.com








# WBG enabled system benefits



## Finalists - Performance Overview

- **18 Finalists (3 No-Shows)** 7 Groups of Consultants / 7 Companies / 4 Universities



- 70...300 W/in<sup>3</sup>
- 35 kHz... 500kHz... 1 MHz (up to 1MHz: 3 Teams)
- Full-Bridge or DC/IAC|Buck Converter + Unfolder
- Mostly Buck-Type Active Power Pulsation Filters (Ceramic Caps of Electrolytic Caps)
- GaN (11 Teams) / SiC (2 Teams) / Si (2 Teams)

Source: J.W. Kolar, CIPS 2016








# WBG enabled system benefits



## Category III: 100 – 200 W/in<sup>3</sup> (8 Teams) – Example

- "Advanced Industrial"
- Sophisticated 3D Sandwich Assembly incl. Cu Honeycomb Heatsink
- Shielded Multi-Stage EMI Filter @ DC Input and AC Output
- No Low-Frequ. Common-Mode AC Output Component



- 143 W/in<sup>3</sup>
- GaN @ ZVS (35kHz...240kHz)
- 2 x Interleaving for Full-Bridge Legs
- Buck-Type DC-Side Active Power Pulsation Filter (<150µF)</p>













### There's NO Silver Bullet





- >200W/in<sup>3</sup> (12kW/dm<sup>3</sup>) Achievable
- f<sub>s</sub> < 150kHz (Constant) Sufficient</li>
- SiC Can Also Do It
- ZVS (Partial) Helps
- Full-Bridge Output Stage
- Active Power Pulsation Buffer (Buck-Type, X6S Cap.)
- Conv. EMI Filter Structure
- Multi-Airgap Litz Wire Inductors
- DSP Can Do It (No FPGA)
- Careful Heat Management (Adv. Heat Sink, Heat Distrib., 2-Side Integr. Cooling, etc.)
- Careful Mechanical Design (3D-CAD, Single PCB, Avoid Connectors, etc.)

### Overall Summary

- No (Fundamentally) New Approach
- Passives & 3D-Packaging are Finally Defining the Power Density -> CIPS (!)
  Competition Timeframe Too Short for Advanced Integration
- Building a Full System Not Possible for Many Universities High Drop Out Rate



Source: J.W. Kolar, CIPS 2016





- □ Efficiency as a key driver for Power Electronics
- □ Googles "Little box challenge"
- Pareto Front analysis in Power electronics
- □ Trends for efficiency and power density
- Conclusion










 Customers typically Demand Improvements of Power Electronic Systems in Multiple Dimensions, e.g.



- Today's Analysis and Design Methodologies
  - Single-Objective Optimization (e.g. Efficiency OR Power Density)
  - No Cost Considerations
  - Non-Systematic Hardware Prototyping














□ Large Number of Degrees of Freedom

Topology, modulation scheme, switching frequency, semiconductor technology, inductor design, etc.

Mutual Coupling of Performance Indices










# Virtual Prototyping Design





- Systematic Approach
- Comprehensive and Detailed Modeling

- Multi-Objective Pareto Optimization
- Consideration of Efficiency, Volume (Weight), and Costs

Source: M. Kasper, ETH-PES 2017








LLECTRON DEVICES














- DC/ AC Buck Converter (Single Bridge Leg) + Unfolder & PWM Shows Best Performance Full-Bridge Would Employ 2 Switching Bridge Legs Larger Volume & Losses Interleaving Not Advantageous Lower Heatsink Vol. but Larger Total Vol. of Switches and Inductors



 $\rho$  = 250W/in<sup>3</sup> (15kW/dm<sup>3</sup>) @  $\eta$  = 98% Efficiency Achievable for Full Optimization








133

# Little Box 2.0 Demonstrator





#### **60** mm x 50 mm x 45 mm = 135 cm<sup>3</sup> (8.2in<sup>3</sup>) $\rightarrow$ 14.8 kW/dm<sup>3</sup> (243 W/in<sup>3</sup>)

Source: D. Neumayr, SCAPE 2019







- □ Efficiency as a key driver for Power Electronics
- □ "Little box challenge"
- □ Pareto Front analysis in Power electronics
- □ Trends for efficiency and power density
- Conclusion









- Power densities have to be compared **only** within **one kind of system** (in this talk forced air cooling for systems in the range of 2 kW were discussed)
- Values for systems with water cooling or non forced cooling are completely different
- In terms of power density research is far ahead of industrial systems because of long term reliability and cost issues
  - For example: Little Box winner showed 145 W/in<sup>3</sup> in **2015**
  - Best industrial use case **today** shows up with about 70 W/in<sup>3</sup>
- ➔ Expectation: in 2025 up to 120 W/in<sup>3</sup> could be feasible in industry and about proven 300 W/in<sup>3</sup> in research









- Also efficiencies are varying between different kinds of systems and applications
- □ For PV (Photovoltaic) inverters peak efficiencies up to 99,3% were already demonstrated 10 years ago.
- Efficiencies in industrial systems are steadily improving driven by sustainability and CoO (Cost of Ownership) reasons
  - For example: Commercial PV-Inverters today are offered with efficiencies between 97% and 98%
  - Best OBCs (On Board Chargers) are around 96%
- ➔ Expectation: in 2025 I would expect PV-inverters still in the lead for efficiencies in industry in the range between 98% and 99%









- □ Efficiency as a key driver for Power Electronics
- □ "Little box challenge"
- Pareto Front analysis in Power electronics
- □ Trends for efficiency and power density
- **Conclusion**









- Power density and efficiency are innovation drivers for Power Semiconductors
- Especially GaN (GalliumNitride) and SiC (Silicon Carbide) technologies are of interest when volume and weight is a value
- Higher efficiencies are driven by sustainability and CoO (Cost of Ownership) reasons and at least by legal requirements







This work is planned to be funded by the Austrian

BMK (Bundesministerium für Klimaschutz, Umwelt, Energie, Mobilität, Innovation und Technologie)

and BMDW (Bundesministerium für Digitalisierung und Wirtschaftsstandort)

in the frame of the

Important Project of Common European Interest (IPCEI).



- Bundesministerium Klimaschutz, Umwelt, Energie, Mobilität, Innovation und Technologie
- **Bundesministerium** Digitalisierung und Wirtschaftsstandort



The IPCEI is also funded by Public Authorities from France, Germany, Italy and U.K.



